

<b>Notice of References Cited</b>	Application/Control No. 10/777,743		Applicant(s)/Patent Under Reexamination DIMPSEY ET AL.	
	Examiner ISAAC T. TECKLU		Art Unit 2192	Page 1 of 1

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,282,701	08-2001	Wygodny et al.	717/125
*	B	US-6,349,406	02-2002	Levine et al.	717/128
*	C	US-6,055,492	04-2000	Alexander et al.	702/179
*	D	US-7,246,290 B1	07-2007	Green et al.	714/737
*	E	US-5,963,739 A	10-1999	Homeier, Peter Vincent	717/126
*	F	US-7,260,692 B1	08-2007	Zahavi et al.	711/154
*	G	US-7,103,530 B1	09-2006	Bartz et al.	703/27
*	H	US-2003/0051122 A1	03-2003	Sato, Hisakazu	712/227
*	I	US-2003/0192034 A1	10-2003	Hayase, Kiyoshi	717/128
	J	US-			
	K	US-			
	L	US-			
	M	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	SRIVASTAVA et al., "Effectively Prioritizing Tests in Development Environment", Februray 2002, Microsoft Research, PP. 97-106			
	V	YOUNG et al., "Better Global Scheduling Using Path Profiles", November 30, 1998, Preceedings. 31st Annual ACMIEEE internation Symposium on Microarchitecture, 1998, pp. 115-123, IEEE			
	W				
	X				

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a))  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.